Technical Document
Specifications
Brand
Renesas ElectronicsMemory Size
16Mbit
Organisation
1M words x 16 bit, 2M words x 8 bit
Number of Words
1M, 2M
Number of Bits per Word
8 bit, 16 bit
Maximum Random Access Time
45ns
Address Bus Width
19 bit, 20 bit
Low Power
Yes
Mounting Type
Surface Mount
Package Type
TSOP
Pin Count
48
Dimensions
18.5 x 12.1 x 1.05mm
Height
1.05mm
Maximum Operating Supply Voltage
3.6 V
Width
12.1mm
Minimum Operating Temperature
-40 °C
Minimum Operating Supply Voltage
2.7 V
Maximum Operating Temperature
+85 °C
Length
18.5mm
Product details
Low Power SRAM, R1LV Series, Renesas Electronics
The R1LV Series of advanced low voltage static RAMs is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.
Single 2.7V to 3.6V power supply
Small stand-by current
No clocks, No refresh required
All inputs and outputs are TTL compatible
Three-state outputs: OR-tie Capability
SRAM (Static Random Access Memory)
Stock information temporarily unavailable.
Please check again later.
P.O.A.
1
P.O.A.
1
Technical Document
Specifications
Brand
Renesas ElectronicsMemory Size
16Mbit
Organisation
1M words x 16 bit, 2M words x 8 bit
Number of Words
1M, 2M
Number of Bits per Word
8 bit, 16 bit
Maximum Random Access Time
45ns
Address Bus Width
19 bit, 20 bit
Low Power
Yes
Mounting Type
Surface Mount
Package Type
TSOP
Pin Count
48
Dimensions
18.5 x 12.1 x 1.05mm
Height
1.05mm
Maximum Operating Supply Voltage
3.6 V
Width
12.1mm
Minimum Operating Temperature
-40 °C
Minimum Operating Supply Voltage
2.7 V
Maximum Operating Temperature
+85 °C
Length
18.5mm
Product details
Low Power SRAM, R1LV Series, Renesas Electronics
The R1LV Series of advanced low voltage static RAMs is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.
Single 2.7V to 3.6V power supply
Small stand-by current
No clocks, No refresh required
All inputs and outputs are TTL compatible
Three-state outputs: OR-tie Capability